Contacts
Community
Rechercher
IT | EN | FR | عربي | GR
Uninettuno University Logo

Corso Vittorio Emanuele II, 39 - Roma 0669207671

Contacts
Community

Ingénierie Informatique (Academic Year 2019/2020) - Information and communication technologies engineering (réservé aux étudiants de l'Université Helwan, Le Caire, Egypte)

Computer Architecture



Enseignant vidéo: Mohamed Senhadji - Ecole Nationale Supérieure d'Informatique et d'Analyse des Systèmes (Agdal/Rabat - Morocco)

Leçon vidéo

Leçon n. 1: Digital Hardware Go to this lesson Romeo Beccherelli
Leçon n. 2: Binary Numbers 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 3: Binary Numbers 2/2 Go to this lesson Romeo Beccherelli
Leçon n. 4: Boolean Algebra Go to this lesson Romeo Beccherelli
Leçon n. 5: Logic gates and boolean functions 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 6: Logic gates and boolean functions 2/2 Go to this lesson Romeo Beccherelli
Leçon n. 7: Simplification of boolean functions and Karnaugh map Go to this lesson Romeo Beccherelli
Leçon n. 8: Gate level minimisation Go to this lesson Romeo Beccherelli
Leçon n. 9: Combinatorial Circuits 1/3 Go to this lesson Romeo Beccherelli
Leçon n. 10: Combinatorial Circuits 2/3 Go to this lesson Romeo Beccherelli
Leçon n. 11: Combinatorial Circuits 3/3 Go to this lesson Romeo Beccherelli
Leçon n. 12: Synchronous sequential logic 1/3 Go to this lesson Romeo Beccherelli
Leçon n. 13: Synchronous sequential logic 2/3 Go to this lesson Romeo Beccherelli
Leçon n. 14: Synchronous sequential logic 3/3 Go to this lesson Romeo Beccherelli
Leçon n. 15: Synchronous Sequential Logic: Registers and Counters Go to this lesson Romeo Beccherelli
Leçon n. 16: Memories Go to this lesson Romeo Beccherelli
Leçon n. 17: Programmable Logic Devices Go to this lesson Romeo Beccherelli
Leçon n. 18: Design at the register Transfer Logic Level RTL 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 19: Design at the register Transfer Logic Level RTL 2/2 Go to this lesson Romeo Beccherelli
Leçon n. 20: Design at the register Transfer Logic Level RTL - Examples Go to this lesson Romeo Beccherelli
Leçon n. 21: Basic Structure of Computers 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 22: Basic Structure of Computers 2/2 Go to this lesson Romeo Beccherelli
Leçon n. 23: Instruction Set Architecture 1/5 Go to this lesson Romeo Beccherelli
Leçon n. 24: Instruction Set Architecture 2/5 Go to this lesson Romeo Beccherelli
Leçon n. 25: Instruction Set Architecture 3/5 Go to this lesson Romeo Beccherelli
Leçon n. 26: Instruction Set Architecture 4/5 Go to this lesson Romeo Beccherelli
Leçon n. 27: Instruction Set Architecture 5/5 Go to this lesson Romeo Beccherelli
Leçon n. 28: Basic Input/Output 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 29: Basic Input/Output 2/2 Go to this lesson Romeo Beccherelli
Leçon n. 30: Software 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 31: Software 2/2 Go to this lesson Romeo Beccherelli
Leçon n. 32: Basic Central Processing Unit 1/3 Go to this lesson Romeo Beccherelli
Leçon n. 33: Basic Central Processing Unit 2/3 Go to this lesson Romeo Beccherelli
Leçon n. 34: Basic Central Processing Unit 3/3 Go to this lesson Romeo Beccherelli
Leçon n. 35: Pipelining 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 36: Pipelining 2/2 Go to this lesson Romeo Beccherelli
Leçon n. 37: Input/Output Organisation 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 38: Input/Output Organisation 2/2 Go to this lesson Romeo Beccherelli
Leçon n. 39: Memory System 1/2 Go to this lesson Romeo Beccherelli
Leçon n. 40: Memory System 2/2 Go to this lesson Romeo Beccherelli